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V I  ABSTRACT 
A telemetry system in which a plurality of transmitters 
are frequency shift keying modulated. A receiver in- 
cluding an overlapping detector retains the transmitted 
data when there is no overlap in data transmitted and 
discards the transmitted data when there is an overlap in 
data transmitted. 
10 Claims, 7 Drawing Figures 
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1 2 
40 microsecond sample length and signal bandwidth of 
SINGLE FREQUENCY MULTITRANSMIlTER 1 Hz. 
TELEMETRY SYSTEM 
DETAILED DESCRIPTION OF THE 
ORIGIN OF THE INVENTION 5 INVENTION 
The invention described herein was made by an em- Turning now to the embodiment of the invention 
ployee of the United States Government and may be selected for illustration in the drawings, the number 11 
manufactured and used by or for the Government forc, in FIG.‘1 designates sensors that are at different loca- 
governmental purposes without the payment of any tions on, for example, an aircraft for sensing data that is 
royalties thereon or therefor. 10 to be transmitted to a receiver 12. As shown, there can 
be any desired number of sensors 11. The analog output 
BACKGROUND OF THE INVENTION of each sensor 11 is applied through a low pass filter 13 
This invention relates to a single frequency multi- to a transmitter 14. 
transmitter telemetry system in which the transmitted Each of the transmitters 14, as shown in FIG. 2, in- 
data is retained when only one transmitter is transmit- l5 cludes an analog-to-digital converter 15 which converts 
ting and is discarded when more than one transmitter is the analog signal from low pass filter 13 to a parallel 
transmitting. digital output. This parallel output along with a parallel 
Research programs in general aviation require the output from identification bits 16 are applied to a shift 
instrumentation Of aircraft for test flight purposes. register 17. The identification bits 16 identifies the sen- 
Space, weight, and Power consumption are critical 2o sor 11 from which the data emanates. The pulses from a 
factors to be considered in the design of the system and clock 18 and a control 19 are connected to shift register 
instrumentation of the aircraft. Installation rapidness iS 17 to provide a serial output from shift register 17 to a 
also a design consideration in order to make the system Manchester biphase encoder 20. ne output of encoder 
cost-effective; primarily because of manpower and air- 20 is modulated by an RF modulator 21 and then trans- 
craft leasing costs. 25 mitted by means of an antenna 22. Control 19, which is 
It is the primary object ofthis invention to provide a 
improve the test flight data 
connected to analog-to-digital converter 15, shift regis- 
ter 17, clock 18 and modulator 21, enables and disables system that 
availability, accelerate the installation process, and re- 
duce data cost. 
Another object of this invention is to provide a simple 30 tion by deactivating the circuitry not used; 
single frequency telemetry ’system that will deliver a 
substantial amount of data at low cost. 
Other objects and advantages of this invention will be 
apparent hereinafter in the specification and drawings. 
SUMMARY OF THE INVENTION 
the logic and analog circuitry for the proper sequencing 
of the operation; minimizes the battery power consump- 
sets the 
sampling rate for the transmitter. The transmitter em- 
ploys frequency shift keying (FSK) for the RF link. The 
output of encoder 20 is a serial binary signal which 
35 represents the analog signal applied to converter 15. 
During each time a binary “1” is applied from encoder 
21, a frequency fo+Af is transmitted. At the end of each 
The invention consists essentially of a plurality of 2o to 21, a frequency fO is tran!Xnitted and 
during each time a binary “O” is applied to modulator sensor-transmieter units at different locations, with 
vidual signal conditioning and logic, which send Sam- 
pled data signals to a single receiver. The transmitters 40 
quency shift keying (FSK) modulation system and are f~ nor the frequency f ~ + A f  is transmitted* 
not synchronized to the receiver. The problem of recep- an an- 
tion of data from than one transmitter simulta- tenna 30 which receives the RF signals from the trans- 
neously is solved by discarding the data-when there is 45 mitters 12. The received signals are detected by an RF 
an overlap of data from two or more transmitters, the detector 31 to Produce at its two output the fofreWencY 
data is discarded and when there is no overlap the data signals and the fo+Af frequency SiPalS. The fo fie- 
is retained. The invention utilizes a unique overlap de- quency signals are applied to a shift register 32 which 
tection technique to determine if data should be retained Collects the transmitted words from the transmitters. 
or discarded. 50 Each collected word is passed through a data buffer 33 
if there is no overlapping of transmissions from the 
BRIEF DESCRIPTION OF THE DRAWINGS transmitters or is not passed through data buffer 33 if 
FIG. 1 is a block diagram of the invention; there is overlapping of transmissions from two or more 
FIG. 2 is a block diagram of one of the transmitters of the transmitters. 
shown in FIG. 1; An overlapping detector 34 includes, in addition to 
FIG. 3 is a block diagram of the receiver shown in shift register 32, an “and” gate 35 and an “or” gate 36, 
FIG. 1; both of which are connected to the two outputs of 
FIG. 4 is a timing diagram for the receiver in FIG. 3 detector 31. The output of gate 35 is applied to a mem- 
when there is no overlapping data being transmitted: ory flip flop 37 which has its Q output connected to an 
only one transmitter is transmitting; 60 “and” gate 38. Whenever flip flop 37 is reset its Q out- 
FIG. 5 is a timing diagram for the receiver in FIG. 3 put goes to a binary “1”. Whenever both of the outputs 
when there is overlapping data being transmitted; of detector 31 are binary “1”s the output of gate 35 
FIG. 6 is a plot of percent of overlap data versus becomes a binary “1” which changes the state of flip 
transmission rate for a system employing three transmit- flop 37. This change of state causes the Q output to go 
ters with 16 bits per word and 2.5 microseconds per bit; 65 to a binary “0” and remain there until the flip flop is 
and reset. The output of gate 36 is applied through an in- 
FIG. 7 is a plot of error due to data loss versus num- verter 39 to gate 38, through a time delay 40 to the clear 
ber of transmitters for different transmission rates with input of shift register 32 and through time delays 41 and 
transmitted a from l9 cuts Off the 
operate independently On the =me frequency in a fie- output from ~odulator  21 so that neither the frequency 
As shown in 39 the receiver l2 
55 
4,63 1, 
3 
42 (total time delay greater than time delay of 40) to the 
reset input of memory flip flop 37. Whenever a binary 
“1” appears at the output of gate 38, data buffer 33 is 
enabled thereby allowing the word in shift register 32 to 
pass through. Whenever a binary “0” appears at the 5 
output of gate 38, data buffer 33 blocks the word in shift 
register 32 thereby allowing the word to be discarded 
when the shift register is cleared. 
This invention operates on the multiplexing scheme 
of retaining data if only one transmitter is transmitting 10 
and discarding data if more than one transmitters are 
538 
4 
is generated with the values of the variables at that 
instant. (Sample length is the time necessary to transmit 
the sample in a binary encoded format.) The computer 
simulation was made with two different rates of trans- 
mission; one fixed and the other adjustable. Slight varia- 
tions in the adjustable transmission rate produce signifi- 
cant changes in the overlap occurrence. An illustration 
of the overlap occurence can be seen in the following 
examples of results for 40 ps sample length. 
transmitting at the time the data is received. To carry 
out this scheme, it is assumed that if two or more trans- 
mitters are transmitting simultaneously at some time 
during the transmission of a word there will be binary 15 
Assuming first that only one transmitter 14 is trans- 
mitting. Then the information transmitted will appear at 
the fo output of detector 31. The diagram in Exact transmission rates are not possible with physi- 
which flows into shift register 32. Note that with only bility. This results in transmission rate drift which pre- 
one transmitter transmitting the output fo+ Af is the vents two transmitters from having frequent, periodic 
66not99 function of the output fo. That is, at no time dur- overlap. Another factor to consider is the proximity of 
ing the transmission of the word is both outputs at a the transmission rates. Even though two transmitters 
binary 4 6 1 9 9 .  Inasmuch as the Q output of memory flip 25 can have a low average overlap occurrence over a long 
flop 37 is a binary 6 6 1 * 9  at the beginning of a word it will period they may have sequential overlaps during a short 
remain a binary 6 6 ’ 1 9 ,  throughout the transmission ofthe period if the tranmission rates are too close togeEher. 
word in FIG. 4 since the output of gate 35 will not be a That condition is not desired so precautions are taken to 
binary 661”.  Throughout the transmission of the word avoid it by making the sample rate differ by at least one 
either output f,or output f,+Af is at binary “I”, making 30 sample length. FIG. 6 is a plot of percent of overlap 
the output of inverter at binary 660” thereby not letting data versus transmission rate for a system employing 
gate 38 enable data buffer 33 during the transmission of three transmitters with 16 bits per word and 2.5 micro- 
both output fo and output &+Af become a binugr 66’0” and predicted minimum are the upper and lower bound 
thereby producing a binary “1” at the output ofinveder 35 of a family of curves obtained by the computer simula- 
39. This binary “1” produces a binary “1” at the output tion. The measured curve was obtained from a valida- 
of gate 38 enabling data buffer 33. The binary “1” at the tion test which Was performed to compare the predicted 
output of inverter 39 is also delayed by a time delay 40 Overlap with resu1ts from an actual hardware imPle- 
and then clears shift register 32. Hence, as can be seen, mentation. The hardware implementation consisted of 
when only one transmitter is transmitting the word 40 three transmitters with their respective encoding logic 
transmitted is stored in shift register 32 until the end of and decoder, data verification CirCUitrY, and an Overlap 
the word, then it is retained by passing through data detector. The radio frequency Path Was simulated by 
buffer 33. A short time later shift register 32 is cleared Circuitry, the diagnostic circuitry consisted Of a set Of 
making it ready to receive another transmitted word. counters interfaced to the transmitters and the decoder 
transmitting. The timing diagram in FIG. 5 is an exam- TWO types of errors may be considered which result 
ple. Sometime during the transmission of a word, both from data loss and are defined as momentary error, 
of the outputs of detector 31 are a binary “1”. This which is the worst error at any time, and overall error, 
produces a binary “1” at the output of gate 35 thereby which is the average error. The following examples 
changing the state of flip flop 37: the Q output changes 50 illustrate momentary error and overall error: given a 
from a binary “1” to a binary “0’’. Thereafter at the end transmission of 100 samples, if sample NO. 2 is lost, then 
of the transmission of the word the binary ‘‘0”s at the the momentary error is determined by a reduction of 
outputs of detector 31 produce a binary ‘‘1’’ at the out- 50% in sample rate, and the overall error is determined 
put of inverter 39 which will not enable data buffer 33 by a 1% reduction in sample rate; if all even numbered 
but clears shift register 32 and then resets memory flip 55 samples are lost, then the momentary error is still deter- 
flop 37. Hence, the word in shift register 32 is discarded mined by a 50% reduction in sample rate, whereas the 
and the receiver is ready for the reception of mother overall error is now also determined by a 50% reduc- 
word. tion in sample rate. This discussion of overlap effect is 
A computer simulation was developed to predict and concerned only with the momentary error since it is 
analyze the overlap characteristics. It involved an algo- 60 equal or greater than the overall error. 
rithm in which two variables start from a value of zero The data loss error is produced by an increase in 
and are incremented according to XcX+AX where aliasing error due to an effective decrease in sample 
AX= l/fs for a given transmitter, and fs is the sample rate. Prior to sampling, analog waveforms are filtered 
rate. The incidences of overlap are detected and ana- by low pass filters to eliminate frequency components 
lyzed by comparing each value of one variable to each 65 higher than the sampling system can follow. Because 
possible value that the second variable can assume. If filters are not ideal (less than infinite attenuation over 
the difference of the two values being compared is less the rejection band) there is an aliasing error associated 
than the sample length, an overlap occurs and an output with sampling that depends OA the filter sharpness and 
Trans. Rate #1 
sampledsecond sampledsecond Trans. Overlaps 
(fixed) Trans. Rate #2 No. of No. of 
10.0 10.122474485 100,OOO 80 
10.0 10.130380452 100,OOO 81 
“1”s at both outputs of detector 31. 10.0 10.100000000 l00,OOO 1OOO 
shows a typical word from the transmitting transmitter 20 cally realizable transmitters because of componeni sta- 
the woad. At the end of the transmission of the word seconds per bit. In this figure the Predicted In*tlm 
Assume now that more than one transmitter 14 is 45 in the receiver. 
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the ratio of the sampling rate to the filter cut-off fre- 
quency. tem comprising: 
The relative rms errors due to aliasing is calculated 
by the square root of the ratio of the error power to the 
signal power. 
1. A single frequency multitransmitter telemetry sys- 
a plurality of sensors with each sensor at a different 
location; 
a plurality of transmitters with each transmitter con- 
nected to the output of one of said sensors for trans- 
mitting the output of the sensor; 
each of said transmitters including means for modu- 
lating the output of its sensor in frequency shift 
keying with frequencies fo and fo+ Af so that all of 
said transmitters, when transmitting, transmit one 
or the other of said frequencies; and 
a receiver means including a single receiver input for 
receiving from all of said transmitters the modu- 
lated outputs from said sensors, said receiver means 
further comprising means for accepting data from 
said transmitters only one transmitter is transmit- 
ting and for discarding data from the transmitters 
when more than one transmitter is transmitting. 
2- A telemetry system according to claim 1 including 
a plurality Of analog-to-digital CO~Verter means with 
each connected to its corresponding sensor for convert- 
ing the Sensor analog output to a serial binary output 
before it transmitted* 
3. A telemetry System according to claim 2 wherein 
the frequency fo when the said serial binary output is 
“I” and for producing the frequency fo+Af when the 
said 
said receiver means comprises an RF detector having 
two outputs with the detected fo appearing on one out- 
put and with the detected fo+Af appearing on the other 
output and means for retaining the data on said one 
(4) 35 output when there is no overlapping data on said other 
output and for discarding the data on said one output 
when there is overlapping data on said other output. 
5. A telemetry system according to claim 4 wherein 
said means for retaining data when there is no overlap- 
(5 )  40 ping data and for discarding data when there is overlap- 
ping data includes a shift register connected to said one 
output for collecting words of data transmitted by said 
connected to said one and said 
for 
clearing said shift register after the data has been gated 
shift register before the data is gated out if there is over- 
lapping data. 
6. A telemetry system according to claim 5 wherein 
said means for gating the data in said shift register out of 
and with fs* obtained using (4) With C determined by said receiver includes a data buffer connected to the 
observing the maximum number Of COnSeCUtiVe Samples output of said shift register, means for enabling said data 
lost during a simulation run (containing 1m,m Sam- buffer at the end of each word, for clearing said shift 
Pies) for each ~ ~ m b e r  oft ansmitters. Crhe step changes 55 register after said data buffer is enabled if there is no 
in error occur at discrete changes in c.) overlapping data and for clearing said shift register 
For the General Aviation Data System application (9 before said data buffer is enabled if there is overlapping 
transmitters, 2 Hz signal bandwidth and 40 ps sample data. 
length) a minimum aliasing error of less than 0.01 per- 7. A telemetry system according to claim 6 wherein 
cent is obtained with a sample rate of 800 samples per 60 said means for enabling said data buffer at the end of 
second. For other applications a compromise should be each word includes logic circuit means response to 
made between link accuracy, number of channels binary “0”s at both outputs of said RF detector at the 
(transmitters), RF bandwidth (sample length) and signal end of each word to produce a binary “1” for enabling 
bandwidth (sample rate). said data buffer. 
8. A telemetry system according to claim 7 wherein 
telemetry system that uses unique multiplexing tech- said logic circuit means includes an “or” gate having its 
niques that makes the system simple and inexpensive. two inputs connected to the two outputs of said RF 
detector, an inverter connected to the output of said 
5 
v, = 
(’) 
where 10 
VZ - 2 A k  yo/&)2m- I (2) 
(3) 15 
W -  2m - 1 
m is the number of poles of the filter used to filter the 
signal, fo is the 3 db cut-off frequency of the filter, fs is 20 
the sampling frequency, and A is the mid-frequency 
band gain. 
Using a four pole filter and a normalized sampling 
frequency (fs/fo) of 10, the error due to aliasing will be 
under 0.2 percent; when a sample is discarded (equiva- 25 
period of the missing sample. Although this error in- 
crease is significant, it is tolerable for this application. 
This analysis assumes that the high frequency compo- 
frequency components of interest. The error produced 
by missing samples is obtained by calculating the alias- 
ing error with: 
lent to fs/fo=5) the error will be under 2% during the said modulating XrIeanS includes means for producing 
binary Output is “O”. 
nents ofthe signal have the Same power spectrum as the 30 4* A system according to wherein 
f s*=fXc+ 1) 
as below: 
2 - 22m--lAfofo/fs*2m- I 
Vac - 2m - 1 
where fs* is the effective sampling rate at 
samples missed. FIG. 7 is a plot of error due to data loss 45 of said receiver each time a word is 
versus number of transmitters for different transmission 
bandwidth Of Hz. This error plot was Obtained by 
substituting (5) in (1) with: 
the moment of transmitters and 
the missing and is the Of consecutive other outputs for gating the data in said shift register out 
rates with 4o microsecond sample length and signal out if there is no overlapping data and for clearing said 
m=4 
fo=l Hz 
50 
The advantages of this invention is that it provides a 65 
What is claimed is: 
7 
4,431,538 
“or” gate, an “and” gate connected to the output of said 
inverter and means for applying a binary “1” to said 
“and” until there is an overlap of data and thereafter 
applying a binary “0” to said “and” until the end of a 
word. 5 
9. A telemetry system according to claim 8 including 
means for connecting the output of said inverter to said 
shift register to clear said shift register whenever a 
binary “‘]I” appears at the output of said inverter. 
sensors, said method comprising the steps of: 
10. A method for transmitting data from a plurality of 10 
converting output data from each of the sensors into 
a serial binary signal, 
transmitting the output data from each of said sensors 
at one or the other of two frequencies using a cor- 15 
responding plurality of transmitters individual to 
each of said sensors, the binary “ones” in the serial 
binary signal from each sensor being transmitted at 
20 
8 
a first frequency and the binary “zeros” in the serial 
binary signal from each sensor being transmitted at 
a second frequency; 
receiving the signals being transmitted from said plu- 
rality of transmitters at a single input; 
frequency detecting the transmitted signal or signals 
received at said single input to produce output 
signals corresponding to the first and second fre- 
quencies at respective ones of first and second out- 
puts; 
retaining the received data when there is no overlap- 
ping of binary “ones” corresponding to said first 
frequency at said first and second outputs; and 
discarding the received data whenever there is an 
overlapping of binary ones corresponding to said 
first frequency at said first and second outputs. 
+ * + e *  
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